View AK8137A_7874243.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

AK8137A ms1109_e_02 february - 10 - 1 - features 2 5 mhz crystal input one 25 mhz - reference output selectable clock out frequencies: - 100, 133, 166, 200 mhz - 96 mhz - 100 mhz - 25mh low jitter performance - cycle to cycle jitter: 85 psec at cpu_c 12 5 psec at sata_c 250 psec at ubs_c low current consumption: 37 ma (typ.) at 3.3v supply voltage: 3.0 ? 3.6v operating temperature range: - 20 to +85 package: 20 - pin ssop (lead free , halogen free ) description the AK8137A is a member of akm ? s low power multi clock generator family designed for a feature rich dtv or stb , requiring a ra nge of system clocks with high performance. the AK8137A generat es different frequency clocks f r o m a 2 5 mhz crystal oscillator and provides them to up to four outputs configured by pin - setting. pll in AK8137A are derived f r o m akm ? s long - term - experienced clock devic e technology , and enable clock output to perform low jitter and to operate with very low current consumption. the AK8137A is ava ilable in a 20 - pin ssop pa ckage. appli cations set - top - boxes block diagram AK8137A multi clock generator l ow power multiclock generator with xo ak813 7 a gnd fsa fsb crystal oscillator x i x o sata_c p sata_c n vdd pll1 pll 2 pll 3 usb_c p usb_c n cpu_c p cpu_c n refout pd clk n vref
AK8137A february - 10 ms1109_e_02 - 2 - pin d escription s package: 20 - pin ssop (top view) pin no. pin name pin type description 1 x i ai crystal connection , connect to 25 .000mhz crystal 2 gnd3 pwr ground 3 3 usb_cp do 4 usb_cn do 96mhz clock output for usb 5 vdd2 pwr power s upply 2 6 gnd2 pwr ground 2 7 cpu_cp do 8 cpu_cn do clock output for cpu see table 1 for its selectable frequency 9 fsb di cpu clock selec t 360 internal pull - up. 10 vref ao vref pin . connect 1uf capacitor. 11 gnd1 pwr ground 1 12 vdd pwr power s upply 1 13 sata_cp d o 14 sata_cn d o 100mhz clock output for sata 15 fsa di cpu clock select 360 internal pull - up. 16 pdclkn di cl ock output control h: power down disable, l: power down enable 500 internal pull - up. 17 gnd4 pwr ground4 18 refout do reference c lock o utput 2 5 .000mhz crystal 19 vdd3 pwr power s upply 3 20 xo ao crystal connection , connect to 25 .000mhz crystal ordering information part number marking shipping packaging package temperature range AK8137A 813 a tape and reel 20 - pin ssop - 20 to 85 20 19 18 17 1 6 15 14 13 12 11 x i gnd3 usb_cp usb_cn vdd2 gnd2 cpu_cp cpu_cn fsb vref x o vdd3 refout gn d4 pdclk n fsa sata_c n sata_c p vdd1 gn d 1 1 2 3 4 5 6 7 8 9 10
AK8137A ms1109_e_02 february - 10 - 3 - absolute maximum rating over operating free - air temperature range unless otherwise noted (1) items s ymbol rating s unit s upply v oltage vdd - 0.3 to 4.6 v input voltage vin vss - 0.3 to vdd+0.3 v input c urrent (any pins except supplies) i in 10 ma storage temperature tstg - 55 to 130 c note (1) stress beyond those listed under ? absolute m ax imum r atings ? may cause pe rman ent damage to the device. these are stress ratings only. f unctional operation of the device at these or any other conditions beyond those indicated under ? recommended operating conditions ? is not implied. exposure to absolute - maximum - rating conditions for extended periods may affect device reliability. electrical par ameters are guaranteed only over the recommended operating temperature range. this device is manufactured on a cmos process, therefore, generically susceptible to damage by excessive static voltage. failure to observe proper handling and in stallation procedures can cause damage . akm recommends that this device is handled with appropriate precautions. recommended operation condition s parameter s ymbol conditions m in typ m ax unit o perating t emperature ta - 2 0 85 c supply voltage (1) vdd pin: vdd1,vdd2,vdd3 3.0 3.3 3.6 v output load capacitance cl pin : diff clk pins see fig ure .1 2 pf output load capacitance cp l pin: refout 25 pf note: (1) power to vdd1 , vdd2 , vdd3 requir e s to be supplied from a single source. a decoupling capacitor for power supply line should be install ed close to each vdd pin. esd sensitive device
AK8137A february - 10 ms1109_e_02 - 4 - dc characteristics all specifications at vdd: over 3.0 to 3.6v, ta: - 20 to +85 , 2 5 mhz crystal, unless otherwise noted parameter symbol conditions min typ max unit high l evel i nput v oltage v ih pin: f s a,f s b ,pdclkn 0. 7 vdd v low l evel i nput v oltage v il pin: f s a,f s b ,pdclkn 0. 3 vdd v input c urrent i l pin: f s a,f s b ,pdclkn - 2 0 +10 a high level o utput voltage v oh pin: refout i oh = - 4 ma 0.8vdd v low level o utput voltage v ol pin: refout i o l = +4 ma 0. 2vdd v output impedance pin: diff clk pins ta=25 ,3.3v 14 20 26 vref voltage vref pin: vref 0.72 0.8 0.88 v c urrent c onsumptio n 1 i dd 1 no load clock out selection by note (1) vdd=3.3v, ta=25 37 ma c urrent c onsumption 2 i dd 2 on load ( 2 ) clock out selection by note (1) vdd=3.3v, ta=25 48 ma c urrent c onsumption 3 i dd pd p dclkn = ? l ? ta=25 50 2 50 a (1) cpu _ cp/n : 200 mhz, usb_cp/n:96mhz, sata_cp/n: 1 00 mhz (2) diff clk pins: figure1, refout:cp l =25pf
AK8137A ms1109_e_02 february - 10 - 5 - ac characteristics all specifications at vdd : over 3.0 to 3. 6 v, ta : over - 20 to +85 , 25 m h z crystal, unless otherwise noted (1) 1000 sampling or more (2) measured with load condition shown in figure.1 (3) measured with load capacitance of 25pf (4) refer to figure.5 on power down sequence (5) refer to figure.4 on power on reset sequence parameter symbol conditions min typ max unit crys tal c lock f requency f _osc pin: x i ,x o 2 5 .000 mhz cycle to cycle jitter 1 jit _cycle - cycle1 pin: cpu_cp, cpu_cn ( 1 ) (2) - 85 +85 ps cycle to cycle jitter 2 jit _cycle - cycle2 pin: usb_cp, usb_cn ( 1 ) (2) - 250 +250 ps cycle to cycle jitter 3 jit _cycle - cycle3 pin: sata_cp,sata_cn ( 1 ) (2) - 125 +125 ps pin: diff clk pins (2) figure.3 45 50 55 % output c lock d uty cycle dtycyc pin: refout (3) 40 50 60 % output clock slew rate slew _rise_fall diff clk pins (2) figure3 2.5 8.0 v/ns slew rate matching sl ew _ver diff clk pins (2) figure.2 20 % differential output swing v _swing diff clk pins (2) figure.3 300 mv crossing point voltage v _ cross diff clk pins (2) figure.2 300 550 mv variation of vcr v _cross_delta diff clk pins (2) figure.2 140 mv maximim output voltage v _max diff clk pins (2) figure.2 1.15 v minimum output voltage v _min diff clk pins (2) figure.2 - 0.3 v output c lock r ise t ime t _rise pin: refout (3 ) 2.5 5.0 ns output c lock f all ti me t _fall pin: refout (3 ) 2.5 5.0 ns output disable time (4) t _dis pin: clk pins 300 m s power - up t ime 1 ( 4 ) t _put1 pin: clk pins 150 m s power - up t ime 2 ( 5 ) t _pu t 2 pin: clk pins 150 ms
AK8137A february - 10 ms1109_e_02 - 6 - v_cross_min=300mv v_cross_max=550mv v_max=1.15v v_min= - 0.3v v_cross xxx_cp xxx_c n xxx_c p xxx_c n v_cross_delta_max=140mv v_cross_delta xxx_c p x xx_c n +75mv - 75mv v _ cross(avg) slew_rise se(avg) +75mv - 75mv slew_fall se(avg) <5inch 2pf 30 w +/ - 5% rs t - line z=5 0 w t - line z=5 0 w 2pf pll core vref 3 .3v measure point figure.1 diff clocks load condition figure.2 single ended (se) measurement waveforms
AK8137A ms1109_e_02 february - 10 - 7 - period diff clock diff clock 0.0v 0.0v 0.0v +dtycyc - dtycyc +150mv - 150mv v_swing slew_rise slew_fall figure. 3 differential ( diff ) measurement waveforms
AK8137A february - 10 ms1109_e_02 - 8 - vdd1/2/3 p or (internal signal) vdd*0.9 max : 20 ms min : 150 ms xxx_cp /refout xxx_cn functional description power on reset ak 813 7 a ha s the por(power on reset) circuit. in power up , the por works and the register is set to the initial value and all clock output becomes enable without glitch . not e 1) the a ssumption power start time to reach 90 % of vdd is within 20 ms . not e 2) the first regi ster setting should be done after the 150 ms elapse after the power on . figure .4 recommend power on reset sequence power down control when the pd clkn is ? l ? , cpu_cp /c n, usb_c p/cn and sata_cp /cn clocks are forced to ? l ? . when it is ? h ? , they are activated. figure .5 power down sequence pdclkn xxx_cp xxx_cn pdclkn xxx_cp xxx_cn < 150ms < 300ns
AK8137A ms1109_e_02 february - 10 - 9 - output clock frequency selection the AK8137A generates a range of low - jitter and hi - accuracy clock frequencies with three built - in plls and provides four assigned outputs. a frequ ency selection at assigned output pin is configured by pin - setting of fsa and fsb. the selectable frequency is shown in table 1 .. table 1: clock output frequency fsb fsa cpu_c frequency (mhz) l l 100 l h 133 h l 166 h h 200
AK8137A february - 10 ms1109_e_02 - 10 - package information 20ssop mechanical data 1 10 11 20 6 . 5 + 0 . 30 - 0 . 10 4 . 4 0 0 . 2 0 0 . 1 0 0 . 1 0 0 . 10 1 . 1 5 0 . 1 0 s s 0 . 10 m 0 . 22 0 . 10 0 b 10 b 0 . 1 5 + 0 . 1 0 - 0 . 0 5 0 . 5 0 0 . 2 0 6 . 4 0 0 . 3 0 0 . 65 0 . 45 max marking a: #1 pin index b: part number c: date code (5 digits) d product family logo (1) rohs complian ce all integrated circuits form asahi kasei microdevices corporation (akm) assembled in ?lead - free? packages* are fully compliant with rohs. (*) rohs compliant products from akm are identified with ?pb free? letter indication on product label posted on the anti - shield bag and boxes. 1 20 10 11 813 7a xxxxx akm a b c d
AK8137A ms1109_e_02 february - 10 - 11 - important notice l these products and their specifications are subject to change without notice. when you consider any use or application of these products , please make inquiries the sales office of asahi kasei microdevices corporation (akm) or authorized distributor s as to current status of the products. l akm assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein. l any export of these products, or devices or systems containing them, may requir e an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. l akm products are neither intended nor authorized for use as critical compone nts note1) in any safety, life support, or other hazard related device or system note2) , and akm assumes no responsibility for such use, except for the use approved with the express written consent by representative director of akm. as used here: note1) a cr itical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high sta ndards of performance and reliability. note2) a hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to funct ion or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. l it is the responsibility of the buyer or distributor of akm product s, who distributes, disposes of, or otherwise places the produc t with a third party , to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold akm harmless from any and all claims arising from the use o f said product in the absence of such notification. asahi kasei emd corporation has changed its company name to asahi kasei microdevices corporation (akm) effective 1st april 2009. it is noted the documents according to this product, which was released before the date of 1st april 2009, shall include the old company name as asahi kasei emd corporation (akemd). these documents will be continuously valid by interpreting the old company asahi kasei emd corporation has changed its company name to asahi kasei microdevices corporation (akm) effective 1st april 2009. it is noted the documents according to this product, which wa s released before the date of 1st april 2009, shall include the old company name as asahi kasei emd corporation (akemd). these documents will be continuously valid by interpreting the old company name to the new one as asahi kasei microdevices corporation (akm). further information of this company name change, contact akm?s sales person or akm?s authorized distributor.

▲Up To Search▲

Price & Availability of AK8137A

	To Download AK8137A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .